【NUCLEO-L496ZG评测】评测1：编译环境建立

wenyangzeng · 发表于 2017-3-31 15:09:18

本帖最后由 wenyangzeng 于 2017-4-11 15:25 编辑

【NUCLEO-L469ZG评测】评测1：编译环境建立
【NUCLEO-L469ZG评测】评测2：Coremark跑分
【NUCLEO-L469ZG评测】评测3：低功耗测试
【NUCLEO-L469ZG评测】评测4：USB_FS_OTG
【NUCLEO-L496ZG评测】评测5:过采样ADC
【NUCLEO-L496ZG评测】评测6:可编程运放PGA

收到NUCLEO-L469ZG

意法半导体最新的微控制器(MCU) STM32L496延续ARM Cortex-M4F处理器内核的性能与意法半导体独有的超低功耗技术的绝佳组合，提高片上存储容量和图形处理能力，增加更多通信外设和更灵活的省电模式。STM32L496的亮点是是低功耗和无需外接晶振的USB2.0 FS OTG。
从外观看，这片板子延续了STM32-NUCLEO144的风格，由于STM32L496不支持以太网功能，所以,比NUCLEO STM32F767ZI的板子更简洁了。
。

官方介绍的主要特性：

Ultra-low-power with FlexPowerControl
- 1.71 V to 3.6 V power supply
- -40 °C to 85/105/125 °C temperature range
- 320 nA in VBAT mode: supply for RTC and 32x32-bit backup registers
- 25 nA Shutdown mode (5 wakeup pins)
- 108 nA Standby mode (5 wakeup pins)
- 426 nA Standby mode with RTC
- 2.57 μA Stop 2 mode, 2.86 μA Stop 2 with RTC
- 91 μA/MHz run mode (LDO Mode)
- 37μA/MHz run mode (@3.3 V SMPS Mode)
- Batch acquisition mode (BAM)
- 5 μs wakeup from Stop mode
- Brown out reset (BOR) in all modes except shutdown
- Interconnect matrix
Core: ARM® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU, 100DMIPS/1.25DMIPS/MHz (Dhrystone 2.1), and DSP instructions
Performance benchmark
- 1.25 DMIPS/MHz (Drystone 2.1)
- 273.55 Coremark® (3.42 Coremark/MHz @ 80 MHz)
Energy benchmark
- 217 ULPBENCHTM score
16 x timers: 2 x 16-bit advanced motor-control, 2 x 32-bit and 5 x 16-bit general purpose, 2 x 16-bit basic, 2 x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
RTC with HW calendar, alarms and calibration
Up to 136 fast I/Os, most 5 V-tolerant, up to 14 I/Os with independent supply down to 1.08 V
Dedicated Chrom-ART Accelerator™ for enhanced graphic content creation (DMA2D)
8- to 14-bit camera interface up to 32 MHz (black&white) or 10 MHz (color)
Memories
- Up to 1 MB Flash, 2 banks read-while-write, proprietary code readout protection
- 320 KB of SRAM including 64 KB with hardware parity check
- External memory interface for static memories supporting SRAM, PSRAM, NOR and NAND memories
- Dual-flash Quad SPI memory interface
Clock Sources
- 4 to 48 MHz crystal oscillator
- 32 kHz crystal oscillator for RTC (LSE)
- Internal 16 MHz factory-trimmed RC (±1%)
- Internal low-power 32 kHz RC (±5%)
- Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
- Internal 48 MHz with clock recovery
- 3 PLLs for system clock, USB, audio, ADC
LCD 8 × 40 or 4 × 44 with step-up converter
Up to 24 capacitive sensing channels: support touchkey, linear and rotary touch sensors
4x digital filters for sigma delta modulator
Rich analog peripherals (independent supply)
- 3 × 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
- 2 x 12-bit DAC, low-power sample and hold
- 2 x operational amplifiers with built-in PGA
- 2 x ultra-low-power comparators
20 x communication interfaces
- USB OTG 2.0 full-speed, LPM and BCD
- 2 x SAIs (serial audio interface)
- 4 x I2C FM+(1 Mbit/s), SMBus/PMBus
- 5 x U(S)ARTs (ISO 7816, LIN, IrDA, modem)
- 1 x LPUART
- 3 x SPIs (4 x SPIs with the Quad SPI)
- 2x CAN (2.0B Active) and SDMMC
- SWPMI single wire protocol master I/F
- IRTIM (Infrared interface)
14-channel DMA controller
True random number generator
CRC calculation unit, 96-bit unique ID
Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™